

**Tuesday, August 30**

**DSD Tutorial Day (for details see <http://dsd2005.univ-rennes1.fr/> )**

Wednesday, August 31

8:30-9:30	60 min	<b>Registration</b>
9:30-10:00	30 min	<b>Opening Session</b>
10:00-11:00	60 min	Keynote Speech <b>Software Process Improvement in agile environments - industry perspectives and research methods</b> <i>Pekka Abrahamsson</i>
11:00-11:30	30 min	Coffee break
12:00-13:00	60 min	Keynote Speech <i>Chair.A.Nunez</i> <b>Multi-media applications and imprecise computation</b> <i>Melvin A. Breuer</i>
12:30-14:00	90 min	Lunch

**Wednesday, August 31**

14:00-15:00

<b>SS2: Dependability and Testing of Digital Systems (S1)</b> Part 1. <b>Chair H. Kubatova</b>		
14:00-15:00	30 min	(29) BIST TECHNIQUE FOR GALS SYSTEMS  <i>Milos Krstic, Eckhard Grass</i>
	30 min	(16) Functional Vectors Generation for RT-Level Verilog Descriptions Based on Path Enumeration and Constraint Logic Programming  <i>Tun Li, Dan Zhu, Yang Guo, SiKun Li</i>

<b>System Synthesis (S2)</b> Part 1. Power and Component Driven System Synthesis. <b>Chair L. Fanucci</b>		
14:00-15:00	30 min	(87) AN INNOVATIVE MDA METHODOLOGY FOR EMBEDDED REAL-TIME SYSTEM  <i>A. Cuccuru, R. De Simone, T. Saunier, G. Siegel, Y. Sorel</i>
	30 min	(118) Power-Composition Profile Driven Co-Synthesis with Power Management Selection for Dynamic and Leakage Energy Reduction  <i>Dong Wu, Bashir M Al-Hashimi, Marcus Schmitz, Petru Eles</i>

<b>Circuits Synthesis (S3)</b> Part 1. Arithmetic. <b>Chair T. Sasao</b>		
14:00-15:00	30 min	(27) A Low-Power FIR Filter Using Combined Residue and Radix-2 Signed-Digit Representation  <i>Andreas Lindahl, Lars Bengtsson</i>
	30 min	(100) Approximating Trigonometric Functions with the Laws of Sines and Cosines using the Logarithmic Number System  <i>Mark G Arnold</i>

15:00-15:30	30 min	Coffee break
-------------	--------	--------------

15:30-17:35

<b>SS2: Dependability and Testing of Digital Systems (S4)</b> Part 2. <b>Chair H. Kubatova</b>		
15:30-17:10	30 min	(75) Improvement of the Fault Coverage of the Pseudo-Random Phase in Column Matching BIST  <i>Petr Fiser, Hana Kubatova</i>
	30 min	(50) Characterization of wavelet-based image coding systems for algorithmic fault detection  <i>Lucia Costas Perez, Juan J. Rodriguez-Andina</i>
	30 min	(64) Improved Fault Emulation for Synchronous Sequential Circuits  <i>J. Raik, P. Ellervee, V. Tihomirov, R. Ubar</i>
	5 min	(60) Defect-Oriented Test- and Layout-Generation for Standard-Cell ASIC Designs  <i>J. Sudbrock, J. Raik, R. Ubar, W. Kuzmicz, W. Pleskacz</i>
	5 min	(65) Power-Constrained Hybrid BIST Test Scheduling in an Abort-on-First-Fail Test Environment  <i>Zhiyuan He, Gert Jervan, Zebo Peng, Petru EleS</i>

<b>System Synthesis (S5)</b> Part 2. Component Based System Synthesis. <b>Chair K. Waldschmidt</b>		
15:30-17:00	30 min	(104) HARDWARE DESIGN BASED ON VIRTUAL COMPONENT SYNTHESIS  <i>A.Fouilliant, N.Abdelli, E.Casseau, B.Le Gall, Ch.Jego, N.Heno</i>
	30 min	(105) High-Level Synthesis for DVB-DSNG modem in an Optimized Latency Insensitive System Context  <i>N.Abdelli, P.Bomel, P.Kajfasz, E.Martin, E.Boutillon, A.Fouilliant</i>
	15 min	(53) Embedded Object architecture  <i>Tero Vallius, Juha Rönig</i>
	15 min	(13) An Effective Framework for Enabling the Reuse of External Soft IP  <i>Soujanya Sarkar, Subash Chandar G.</i>

<b>Circuits Synthesis (S6)</b> Part 2. Logic Synthesis. <b>Chair T. Luba</b>		
15:30-17:15	30 min	(97) A novel method of two-stage decomposition dedicated for PAL-based CPLDs )  <i>Dariusz Kania, Józef Kulisz, Adam Miik</i>
	15 min	(116) An Advanced Minimization Technique for Multiple Valued Multiple Output Logic Expressions Using LUT and Realization Using Current Mode CMOS  <i>Md.S.Shahriar, M.A.R. Mustafa et al.</i>
	15 min	(93) State assignment for PAL-based CPLDs  <i>Robert Czerwinski, Dariusz Kania</i>
	5 min	(23) Coefficient Bit Reordering Method for Configurable FIR Filtering on Folded Bit-plane Array  <i>Vladimir Ciric, Ivan Milentijevic</i>
	5 min	(34) Automatic Design of Binary and Multiple-Valued Logic Gates on the RTD Series  <i>Krzysztof S. Berezowski, Sarma B. K. Vrudhula</i>

15 min	Poster Session: Papers [60, 65,13, 23, 34]
--------	--

Thursday, September 1

9:00-10:00	60 min	Keynote Speech <b>Component-based approach exploit at Philips</b> <i>Rob van Ommering</i>
10:00-11:00	60 min	Keynote Speech <i>Chair L.Jozwiak</i> <b>SoC Design for Advanced Applications</b> <i>Bernard CANDAELE</i>
11:00-11:30	30 min	Coffee break
10:30-12:00	60 min	Keynote Speech <i>Chair L.Jozwiak</i> <b>Wireless Sensor Systems - Constraints and Future Prospect</b> <i>Dirk Timmermann</i>
12:30-14:00	90 min	Lunch

14:00-15:30	<b>SS1: Wireless Sensor Systems (S7)</b> Part 1. <b>Chair Matthias Handy</b>	
	30 min	(30) Design of Transport Triggered Architecture Processors for Wireless Encryption <i>P.Hämäläinen, J.Heikkinen, M.Hännikäinen, T.Hämäläinen</i>
	30 min	Mixed Signal CMOS Circuits for Ad-Hoc Networks ( <i>Invited paper</i> ) <i>C. Siu, K. Iniewski, F. Nabky, M. El-Gamal, K. Townsend, J. Haslett</i>
	5 min	(59) Co-simulation of Wireless Local Area Network Terminals with Protocol Software Implemented in SDL <i>Petri Kukkala, Marko Hännikäinen, Timo D. Hämäläinen</i>
	5 min	(73) Optimization of Electronic Power Consumption in Wireless Sensor Nodes <i>Y.Manoli, S.K.Ramachandran, S.K.Jayapal, R.Bhutada, R.Huang</i>
	5 min	(109) Vital Signs Remote Management System for PDA <i>Danielly Cruz, Edna Barros</i>
<b>Verification Techniques (S8)</b> Part 1. <b>Chair S. Ruelke</b>		
30 min	(17) MA2TG: A Functional Test Program Generator for Microprocessor Verification <i>Tun Li, Dan Zhu, Yang Guo, SiKun Li</i>	
30 min	(76) A processor for testing mixed-signal cores in System-on-Chip <i>F. Duarte, J. Machado Silva, J. Carlos Alves, J. Silva</i>	
5 min	(37) Functional test generation remote tool <i>(E. Bareisa, V. Jusas, K. Motiejunas, R. Seinauskas)</i>	
5 min	(115) Validation of Embedded Systems using Formal Method aided Simulation <i>Daniel Karlsson, Petru Eles, Zebo Peng</i>	
<b>Application Specific Architectures (S9)</b> Part 1. <b>Chair J.Sosnowski</b>		
30 min	(35) VLSI Design of a High-Throughput Multi-Rate Decoder for Structured LDPC Codes <i>M. Rovini, Nicola E. L'Insalata, F. Rossi, Luca Fanucci</i>	
5 min	(74) A FPGA Based Design of a Multiplierless and Fully Pipelined JPEG Compressor <i>L.V. Agostini, R.E. Carvalho Porto, I.Saraiva Silva, S.Bampi</i>	
5 min	(98) Reconfigurable Parallel Approximate String Matching on FPGAs <i>Jin Hwan Park</i>	
5 min	(111) Efficient MLP Digital Implementation on FPGA <i>S. Vitabile, V. Conti, F. Gennaro, F. Sorbello</i>	
5 min	(47) Designing a Binary Neural Network Co-processor <i>Michael freeman, Jim austin</i>	
5 min	(80) Efficient Host-Independent Coprocessor Architecture for Speech Coding Algorithms <i>H. Safizadeh, H. Noori, M. Sedighi, A. Jahanian, N. Zolfaghari</i>	
5 min	(57) Massively Parallel Hardware Architecture for Genetic Algorithms <i>Nadia Nedjah, Luiza de Macedo Mourelle</i>	
5 min	(122) Implementation of a block based neural branch predictor <i>Oswaldo Cadenas, Graham Megson, Daniel Jones</i>	
5 min	(55) PRUS - PROCESSOR NETWORK FOR DIGITAL CIRCUIT IMPLEMENTATION <i>S. Hyduke, V. Hahanov, V. Obrizan, O.Guz</i>	
5 min	(14) Capturing Processor Architectures from Protocol Processing Applications: a Case Study <i>Seppo Virtanen, Jani Paakkulainen, Tero Nurmi</i>	
5 min	(83) Yield-aware floorplanning <i>Zhaojun Wo, Israel Koren, Maciej Ciesielski</i>	

15:30-16:00	30 min	Poster Session: Papers [59, 73, 77, 109, 11, 37, 115, 74, 98, 111, 47, 80, 57, 122, 55, 14, 83]
-------------	--------	---

15:30-16:00	30 min	Coffee break
-------------	--------	--------------

**Thursday, September 1**

16:00-18:00	<b>SS1: Wireless Sensor Systems (S10)</b> Part 2. <b>Chair Matthias Handy</b>			<b>Verification Techniques (S11)</b> Part 2. <b>Chair</b>			<b>Application Specific Architectures (S12)</b> Part 2. <b>Chair F. Leporati</b>		
	30 min	(39) Design of a Development Platform for HW/SW  Codesign of Wireless Integrated Sensor Nodes <i>K. Virk, M. Leopold, A. Vad Lorentzen, M. Hansen, P. Bonnet, J. Madsen</i>		30 min	(52) MemBIST Applet for Learning Principles of Memory  Testing and Generating a BIST Structure <i>(Maria Fischerova, Martin Simlastik)</i>		30 min	(95) A New Architecture for Fast Arithmetic Coding in H.264 Advanced Video Coder <i>Roberto R. Osorio, Javier D. Bruguera</i>	
	30 min	(41) An Efficient MAC Protocol for Sensor Network Considering Energy Consumption and Information Retrieval Pattern <i>Yashar Ghiassi, Mohammad Mehdi Mansouri</i>		30 min	(62) High-Level Modelling and Detection of the Faulty Behaviour of VOQ Switches under Balanced Traffic <i>Miguel Pereira-Varela, Enrique Soto-Campos, Juan J. Rodriguez-</i>		30 min	(114) Exploring Graphics Processor Performance for General Purpose Applications <i>Pedro Trancoso, Maria Charalambous</i>	
	30 min	(54) Wireless Sensor Network Implementation for Industrial  Linear Position Metering <i>Mikko Kohvakka, Marko Hännikäinen, Timo D. Hämäläinen</i>		30 min	(32) Delay testability properties of circuits realizing  threshold functions and symmetric functions <i>Piotr Patronik</i>		30 min	(90) Hardware-Based Implementation of the Common  Approximate Substring Algorithm <i>Kenneth B. Kent, Sharon Van Schaick, J. E. Rice, P. A. Evan</i>	

20:00	<b>Conference dinner</b>	
-------	--------------------------	--

**Friday, September 2**

9:00-10:30	<b>System Synthesis (S13)</b>		
	Part 3. High Level Language based System Synthesis. <b>Chair K. Judmann</b>		
	30 min	(44) Cost-effective VLSI Design of Non Linear Image	Processing Filters <i>S. Saponara, M. Cassiano, S. Marsi, R. Coen, L. Fanucci</i>
	30 min	(103) Java to Hardware Compilation for non Data Flow Applications	<i>Per Andersson, Krzysztof Kuchcinski</i>
	15 min	(8) Formal Communication Semantics of SysetmC {FL}	<i>K.L. Man</i>
	5 min	(68) A high-level tool for the design of custom image processing systems	<i>Sérgio Martins, José C. Alves</i>
	5 min	(71) Processing of streams on multiprocessor architecture	<i>Nikolay Kavaldjiev, Gerard J. M. Smit, Pierre G. Jansen</i>
<b>Reconfigurable Systems (S14)</b>			
Part. 1 <b>Chair A. Nunez</b>			
30 min	(121) A Constraints Programming Approach for Fabric Cell Synthesis	<i>C.Wolinski, K.Kuchcinski</i>	
30 min	(101) SystemC-based Design Methodology for Reconfigurable System-on-Chip	<i>Yang Qu, Kari Tiensyrjä, Juha-Pekka Soininen</i>	
15 min	(96) REDUCING INTER-CONFIGURATION MEMORY USAGE AND PERFORMANCE IMPROVEMENT IN RECONFIGURABLE COMPUTING SYSTEMS	<i>Farhad Mehdipour, Morteza Saheb Zamani, Mehdi Sedighi</i>	
5 min	(113) An adaptive on-line HW/SW Partitioning for soft real time reconfigurable systems	<i>G. Fakhreddine, A. Michel, A. MOHAMED, B.JEMAA Maher</i>	
5 min	(72) Using a tightly-coupled pipeline in dynamically reconfigurable platform FPGAs	<i>Miguel L. Silva, João Canas Ferreira</i>	
<b>Data Management in SoC (S15)</b>			
Part 1. <b>Chair J.S. Matos</b>			
30 min	(120) Predictable embedding of large data structures in multiprocessor networks-on-chip	<i>Stuijk, Geilen, Basten, Mesman</i>	
30 min	(107) An Approach to Execute Conditional Branches onto SIMD Multi-Context Reconfigurable Architectures	<i>F.Alexander R.Velez, M.S.Martin, M.F. Centeno, N.Bagherzadeh</i>	
30 min	(106) Optimization of a Bus-based Test Data Transportation Mechanism in System-on-Chip	<i>Anders Larsson, Erik Larsson, Petru Eles, Zebo Peng</i>	

10:30-11:00	30 min	Poster Session: Papers [68, 71, 113, 72]
10:30-11:00	30 min	Coffee break
11:00-12:00	60 min	Keynote Speech <b>Modelling software systems using UML 2.0</b> <i>Francois Terrier</i>
12:00-13:00	60 min	Keynote Speech <i>Chair K.Kuchcinski</i> <b>Networks on Chip</b> <i>Hannu Tenhunen</i>
13:00-14:30	90 min	Lunch

**Friday, September 2**

14:30-16:30	<b>SS3: Remonte Educational Tools for Design and Testing (S16)</b>	
	Part 1. <b>Chair R. Ubar</b>	
	30 min	(78) An Educational Environment for Digital Testing: Hardware, Tools, and Web-Based Runtime Platform <i>Jaan Raik, Raimund Ubar</i>
	30 min	(119) Educational Tool for the Demonstration of DfT Principles Based on Scan Methodologies <i>Josef Strnadel, Zdenek Kotasek</i>
	15 min	(102) REMOTE PATH DELAY FAULT SIMULATION  <i>Øystein Gjermundnes, Einar J. Aas</i>
	15 min	(84) INTERNET-BASED IC TECHNOLOGY DESIGN AND SIMULATION <i>Nelayev V., Stempitsky V., Kudin K.</i>
		14:30-16:30
<b>Circuits Synthesis (S17)</b>		
Part 3. Advanced Logic Synthesis. <b>Chair</b>		
30 min	(92) Decomposition of Multi-Output Functions for CPLDs  <i>Dariusz Kania, Jozef Kulisz</i>	30 min
30 min	(124) High-quality Sub-function Construction in the Information-driven Circuit Synthesis with Gates <i>Lech Jóźwiak, Szymon Biegański</i>	30 min
30 min	(58) Efficient Implementation of Digital Filters with Use of Advanced Synthesis Methods Targeted FPGA Architectures <i>M. Rawski, P. Tomaszewicz, H. Selvaraj, T. Łuba</i>	30 min
30 min	(21) On LUT Cascade Realizations of FIR Filters  <i>Tsutomu Sasao, Yukihiro Iguchi, Takahiro Suzuki</i>	30 min
<b>Performance Optimization: Architecture and Tools (S18)</b>		
Part 1. <b>Chair K.Kuchcinski</b>		
30 min	(108) Run-time Adaptive Resource Allocation and Balancing on Nanoprocessors Arrays <i>Daniilo Pani, Giuseppe Passino, Luigi Raffo</i>	30 min
30 min	(94) ARPA - A Technology Independent and Synthetizable System-on-Chip Model for Real-Time Applications <i>A. S. R. Oliveira, V. A. Sklyarov, A. B. Ferrari</i>	30 min
30 min	(110) Dynamic Split: Flexible Border Between Instruction and Data Cache <i>Pedro Trancoso</i>	30 min

16:30-17:00	30 min	Coffee break
-------------	--------	--------------